Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Meeting Quality Standards in Oil and Gas Extraction with Ultrasonic Transducers
Baker Hughes saves 30% on prototyping costs by using 3D ultrasonic simulations to optimize transducers used for ...
Man-Made Stars: Evaluating Structural Integrity in High-Performance Nuclear Fusion Machines for Power Generation
For over 50 years, power generation through nuclear fusion has been the focus of international research efforts to ...
Defying Convention to Achieve Faster Signal and Simulation Speeds
As the demand grows for faster electronic devices in smaller packages, we need to develop optimized high-speed ...
A Practical Implementation of Multiphysics Topology Optimization
A guest blogger from GN Audio A/S introduces a multiphysics topology framework developed with the COMSOL Application ...
