Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Improving Efficiency in Iron Ore Sintering
VDEh-Betriebsforschungsinstitut (BFI) is one of Europe’s leading research institutions in the development of iron- and ...
Keynote: Democratizing In Silico Ablation R&D via Simulation Apps
In this keynote talk from COMSOL Day: MedTech, Marcela Mercado Montoya of IN SILICO STEM introduces the capabilities ...
Elevating the Performance of Ionization Gauges with Simulation
Semiconductor manufacturing and particle physics research depend on high-vacuum or ultra-high-vacuum (HV/UHV) ...
Keynote: Modeling Nanoscale Gas Behavior in Wafer Fabrication Systems
In this keynote talk from the COMSOL Conference 2025 Boston, Hanna Paddubrouskaya of Tokyo Electron US discusses how ...
