Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Analyzing a Timeless Tradition Found in Ultra-Luxury Watches
Engineers at HEPIA, HES-SO Geneva are fine-tuning luxury-watch minute repeaters with a surrogate-model-led process ...
Lightweighting with Aluminum: Corrosion Apps Guide Leading Design
To achieve fuel efficiency goals, conventional materials for car structures, such as structural steel, must be ...
Improving Efficiency in Iron Ore Sintering
VDEh-Betriebsforschungsinstitut (BFI) is one of Europe’s leading research institutions in the development of iron- and ...
Shake, Rattle, and Roll
The Norwegian Geotechnical Institute (NGI) is an international center for research and consulting that investigates ...
